k-time Forced Simulation: A Formal Verification Technique for IP Reuse
نویسندگان
چکیده
Automatic IP (Intellectual Property) matching is a key to reuse of IP cores. This paper presents an IP matching algorithm that can check whether a given programmable IP block can be adapted to match a given specification. When such adaptation is possible, the algorithm also generates a device driver to adapt the IP block. Though simulation, refinement and bisimulation based algorithms exist, they cannot be used to check the adaptability of an IP block, which is the essence of reuse. The IP matching algorithm is based on a formal verification technique called k-time forced simulation proposed in this paper. k-time forced simulation may be used for identifying whether a given IP block (a device ) can be adapted to match a specification (a function ), given that has a clock that is k-times faster than . We demonstrate the applicability of the algorithm by reusing several IP blocks.
منابع مشابه
Transaction-based Waveform Analysis for Functional Verification in IP Selection
Functional verification is an important aspect of IP selection. Formal verification and logic simulation are two traditional approaches to this problem. Both techniques have substantial limitations. A method described in our work combines these two basic approaches to achieve effective verification. A formal regular expression technique is merged with the simulation to provide meaningful transa...
متن کاملDesign Flow and Design Environment for System LSIs
OVERVIEW: Progress in process technology has led to extraordinary increases in the number of gates that can be fabricated on a single chip, so it can be said that the age of system LSI has truly begun. To design largescale system LSIs in a short period of time, a revolutionary change in design productivity is required. Important changes for reducing design time include reuse of existing design ...
متن کاملEnd-to-End Verification of ARM Processors with ISA-Formal
Despite 20+ years of research on processor verification, it remains hard to use formal verification techniques in commercial processor development. There are two significant factors: scaling issues and return on investment. The scaling issues include the size of modern processor specifications, the size/complexity of processor designs, the size of design/verification teams and the (non)availabi...
متن کاملFunctional Verification in IP Selection by Black-box Logic Simulation
Reuse of IPs is an important feature of contemporary SoC design. To select an IP for reuse, it is necessary to verify that the proposed design solution satisfies the specification formulated by the SoC designers. This paper presents a framework for verification of functional equivalence between the IP solution and the specification in the form of constraints or HDL model. The methodology is bas...
متن کاملAdaptive Verification using Forced Simulation
Simulation (a pre-order) over Kripke structures is a well known formal verification technique. Simulation guarantees that all behaviours of an abstracted structure (a property or function, F ) are contained in a larger structure (a model M). A model, however, may not always simulate a property due to the presence of design errors. In this case, the model is debugged manually. In this paper, we ...
متن کامل